

a first control gate formed over and insulated from said first floating gate,
a first impurity region and a second impurity region formed within said semiconductor substrate, wherein said first impurity region is deeper than said second impurity region;

a second memory comprising:

a second floating gate formed over said semiconductor substrate;
a second control gate formed over and insulated from said second floating gate,
said first impurity region; and
a third impurity region formed within said semiconductor substrate, wherein said first impurity region is deeper than said third impurity region.

18. A semiconductor memory device comprising:

a first memory comprising:

a first floating gate formed over a semiconductor substrate;
a first control gate formed over and insulated from said first floating gate,
a first impurity region and a second impurity region formed within said semiconductor substrate, wherein said first impurity region is deeper than said second impurity region;

a second memory comprising:

a second floating gate formed over said semiconductor substrate;
a second control gate formed over and insulated from said second floating gate,
said first impurity region; and
a third impurity region formed within said semiconductor substrate, wherein said first impurity region is deeper than said third impurity region, and
a wiring formed on and in electrical contact with said first impurity region.

19. The semiconductor memory device according to claim 18 wherein said wiring is a wordline.

32.34
20.

20. A semiconductor memory device comprising:
a first memory comprising:
a first floating gate formed over a semiconductor substrate;
a first control gate formed over and insulated from said first floating gate,
a first impurity region and a second impurity region formed within said semiconductor substrate, wherein said first impurity region is deeper than said second impurity region; and
a second memory comprising:
a second floating gate formed over said semiconductor substrate;
a second control gate formed over and insulated from said second floating gate,
said first impurity region; and
a third impurity region formed within said semiconductor substrate, wherein said first impurity region is deeper than said third impurity region, and
a pair of wirings formed on and in electrical contact with said second and third impurity regions, respectively.

38.35.33
21.

21. The semiconductor memory device according to claim 20 wherein each of said wirings is a bit line.

34.32

44.46
22.

22. A semiconductor memory device comprising:
a semiconductor substrate;
a floating gate formed over said semiconductor substrate;
a control gate formed over and insulated from said first floating gate;
a first impurity region and a second impurity region formed within said semiconductor substrate, wherein said first impurity region is deeper than said second impurity region;
an interlayer insulating film formed over said semiconductor substrate, said floating gate and said control gate; and
a wiring formed on said interlayer insulating film wherein said wiring is electrically connected to said second impurity region through a hole formed in said interlayer insulating film.

28

C

~~45.49~~
23. The semiconductor memory device according to claim 22 wherein said wiring is a bit line.

~~58.56~~

24. A semiconductor memory device comprising:
a first memory comprising:
a first floating gate formed over a semiconductor substrate;
a first control gate formed over and insulated from said first floating gate;
a first impurity region and a second impurity region formed within said semiconductor substrate, wherein said first impurity region is deeper than said second impurity region;

a second memory comprising:

a second floating gate formed over said semiconductor substrate;
a second control gate formed over and insulated from said second floating

gate,

said first impurity region; and

a third impurity region formed within said semiconductor substrate, wherein said first impurity region is deeper than said third impurity region,

an interlayer insulating film formed over said semiconductor substrate, said first and second floating gates and said first and second control gates; and

a pair of wirings formed on said interlayer insulating film and electrically connected to said second and third impurity regions, respectively, through holes of said insulating film.

~~69.67~~

25. A semiconductor memory device comprising:

a first memory comprising:

a first floating gate formed over a semiconductor substrate;

a first control gate formed over and insulated from said first floating gate,

a first impurity region and a second impurity region formed within said semiconductor substrate, said first impurity region being deeper than said second impurity region, wherein said first impurity region is partly overlapped with said first floating gate; and

a second memory comprising:

Sub
E³

29

C

gate,
a second floating gate formed over said semiconductor substrate;
a second control gate formed over and insulated from said second floating
said first impurity region; and
a third impurity region formed within said semiconductor substrate, said first
impurity region being deeper than said third impurity region, wherein said first impurity
region is partly overlapped with said second floating gate.

77. ~~80.~~

26. A semiconductor memory device comprising:
a first memory comprising:

a first floating gate formed over a semiconductor substrate;
a first control gate formed over and insulated from said first floating gate,
a first impurity region and a second impurity region formed within said
semiconductor substrate, said first impurity region being deeper than said second impurity
region wherein said first impurity region is partly overlapped with said first floating gate;
and

a second memory comprising:

a second floating gate formed over said semiconductor substrate;
a second control gate formed over and insulated from said second floating
gate,
said first impurity region; and
a third impurity region formed within said semiconductor substrate, said first
impurity region being deeper than said third impurity region, wherein said first impurity
region is partly overlapped with said second floating gate,

a pair of wirings formed on and in electrical contact with said second and third
impurity regions, respectively.

78. ~~81.~~

27. The semiconductor memory device according to claim 26 wherein each of said
wirings is a bit line.

27
~~80~~

92

28. A semiconductor memory device comprising:
a semiconductor substrate;

Sub
E4

30

C

a floating gate formed over said semiconductor substrate;
a control gate formed over and insulated from said floating gate;
a first impurity region and a second impurity region formed within said semiconductor substrate, said first impurity region being deeper than said second impurity region, wherein said first impurity region is partly overlapped with said floating gate;
an interlayer insulating film formed over said semiconductor substrate, said floating gate and said control gate; and
a wiring formed on said interlayer insulating film wherein said wiring is electrically connected to said first impurity region through a hole formed in said interlayer insulating film.

90. 93.
29. The semiconductor memory device according to claim 28 wherein said wiring is a bit line.

C1
100. 104.
30. A semiconductor memory device comprising:
a first memory comprising:

a first floating gate formed over a semiconductor substrate;
a first control gate formed over and insulated from said first floating gate;
a first impurity region and a second impurity region formed within said semiconductor substrate, wherein said first impurity region is deeper than said second impurity region and said first impurity region is partly overlapped with said first floating gate;

a second memory comprising:

a second floating gate formed over said semiconductor substrate;
a second control gate formed over and insulated from said second floating gate,

said first impurity region; and

a third impurity region formed within said semiconductor substrate, wherein said first impurity region is deeper than said third impurity region, wherein said first impurity region is partly overlapped with said second floating gate;

an interlayer insulating film formed over said semiconductor substrate, said first and second floating gates and said first and second control gates; and

31

C

a pair of wirings formed on said interlayer insulating film and electrically connected to said second and third impurity regions, respectively, through holes of said insulating film.

12.

31. The semiconductor memory device according to claim 11 wherein said device is an EPROM device.

23. 27.

32. The semiconductor memory device according to claim 18 wherein said device is an EPROM device.

34. 36.

33. The semiconductor memory device according to claim 20 wherein said device is an EPROM device.

16. 48.

34. The semiconductor memory device according to claim 22 wherein said device is an EPROM device.

51. 59.

35. The semiconductor memory device according to claim 24 wherein said device is an EPROM device.

68. 70.

36. The semiconductor memory device according to claim 26 wherein said device is an EPROM device.

79. 81.

37. The semiconductor memory device according to claim 26 wherein said device is an EPROM device.

89. 91.

38. The semiconductor memory device according to claim 28 wherein said device is an EPROM device.

104. 105.

39. The semiconductor memory device according to claim 30 wherein said device is an EPROM device.

13. 13.

40. The semiconductor memory device according to claim 11 wherein said device is an EEPROM device.

32

C

21, 25.
41. The semiconductor memory device according to claim 18 wherein said device is an EEPROM device.

35, 37.
42. The semiconductor memory device according to claim 20 wherein said device is an EEPROM device.

47, 49.
43. The semiconductor memory device according to claim 22 wherein said device is an EEPROM device.

56, 58.
44. The semiconductor memory device according to claim 24 wherein said device is an EEPROM device.

69, 71.
45. The semiconductor memory device according to claim 25 wherein said device is an EEPROM device.

80, 83.
46. The semiconductor memory device according to claim 26 wherein said device is an EEPROM device.

92, 95.
47. The semiconductor memory device according to claim 28 wherein said device is an EEPROM device.

102, 106.
48. The semiconductor memory device according to claim 30 wherein said device is an EEPROM device.

142, 144.
49. The semiconductor memory device according to claim 17 wherein said device is a flash memory device.

25, 26.
50. The semiconductor memory device according to claim 18 wherein said device is a flash memory device.

36, 38, 36.
51. The semiconductor memory device according to claim 20 wherein said device is a flash memory device.

48. ~~50.~~
52. The semiconductor memory device according to claim 22 wherein said device is a flash memory device.

59. ~~61.~~
53. The semiconductor memory device according to claim 24 wherein said device is a flash memory device.

70. ~~72.~~
54. The semiconductor memory device according to claim 25 wherein said device is a flash memory device.

81. ~~84.~~
55. The semiconductor memory device according to claim 26 wherein said device is a flash memory device.

93. ~~96.~~
56. The semiconductor memory device according to claim 28 wherein said device is a flash memory device.

103. ~~107.~~
57. The semiconductor memory device according to claim 30 wherein said device is a flash memory device.

15. ~~15.~~
58. The semiconductor memory device according to claim 11 wherein each of said first and second floating gates comprises phosphorus doped polysilicon.

26. ~~17.~~
59. The semiconductor memory device according to claim 18 wherein each of said first and second floating gates comprises phosphorus doped polysilicon.

29. ~~37.~~
60. The semiconductor memory device according to claim 20 wherein each of said first and second floating gates comprises phosphorus doped polysilicon.

60. ~~62.~~
61. The semiconductor memory device according to claim 24 wherein each of said first and second floating gates comprises phosphorus doped polysilicon.

71. ~~73.~~
62. The semiconductor memory device according to claim 26 wherein each of said first and second floating gates comprises phosphorus doped polysilicon.

92-85

1780

63. The semiconductor memory device according to claim 26 wherein each of said first and second floating gates comprises phosphorus doped polysilicon.

104-108

104 100

64. The semiconductor memory device according to claim 30 wherein each of said first and second floating gates comprises phosphorus doped polysilicon.

49-51

46 44

65. The semiconductor memory device according to claim 22 wherein said floating gate comprises phosphorus doped polysilicon.

52
42 89

91-97

66. The semiconductor memory device according to claim 28 wherein said floating gate comprises phosphorus doped polysilicon.

C1

16

11

67. The semiconductor memory device according to claim 17 further comprising an insulating layer formed on upper and side surfaces of the first and second floating gates and the first and second control gates wherein said insulating layer is formed by oxidizing the upper and side surfaces of the first and second floating gates and the first and second control gates.

21-28

21
22

68. The semiconductor memory device according to claim 18 further comprising an insulating layer formed on upper and side surfaces of the first and second floating gates and the first and second control gates wherein said insulating layer is formed by oxidizing the upper and side surfaces of the first and second floating gates and the first and second control gates.

93-40 38

32
34

69. The semiconductor memory device according to claim 20 further comprising an insulating layer formed on upper and side surfaces of the first and second floating gates and the first and second control gates wherein said insulating layer is formed by oxidizing the upper and side surfaces of the first and second floating gates and the first and second control gates.

35

C

61. ~~63.~~

70. The semiconductor memory device according to claim 24 further comprising an insulating layer formed on upper and side surfaces of the first and second floating gates and the first and second control gates wherein said insulating layer is formed by oxidizing the upper and side surfaces of the first and second floating gates and the first and second control gates.

72. ~~74.~~

~~69~~ 67

71. The semiconductor memory device according to claim 25 further comprising an insulating layer formed on upper and side surfaces of the first and second floating gates and the first and second control gates wherein said insulating layer is formed by oxidizing the upper and side surfaces of the first and second floating gates and the first and second control gates.

83. ~~86.~~

~~80~~ 77

C 1
72. The semiconductor memory device according to claim 26 further comprising an insulating layer formed on upper and side surfaces of the first and second floating gates and the first and second control gates wherein said insulating layer is formed by oxidizing the upper and side surfaces of the first and second floating gates and the first and second control gates.

105. ~~109.~~

~~104~~ 100

73. The semiconductor memory device according to claim 30 further comprising an insulating layer formed on upper and side surfaces of the first and second floating gates and the first and second control gates wherein said insulating layer is formed by oxidizing the upper and side surfaces of the first and second floating gates and the first and second control gates.

50. ~~52.~~

~~46~~ 44

74. The semiconductor memory device according to claim 22 further comprising an insulating layer formed on upper and side surfaces of the floating gate and the control gate wherein said insulating layer is formed by oxidizing the upper and side surfaces of the floating gate and the control gate.

95. ~~97.~~

~~92~~ 89

75. The semiconductor memory device according to claim 28 further comprising an insulating layer formed on upper and side surfaces of the floating gate and the control gate

wherein said insulating layer is formed by oxidizing the upper and side surfaces of the floating gate and the control gate.

17.

11

76. The semiconductor memory device according to claim 17 wherein each distance between the first and second impurity regions and between the first and third impurity regions is not larger than 1 μm .

28-29

21

77. The semiconductor memory device according to claim 18 wherein each distance between the first and second impurity regions and between the first and third impurity regions is not larger than 1 μm .

41. 39

32

78. The semiconductor memory device according to claim 20 wherein each distance between the first and second impurity regions and between the first and third impurity regions is not larger than 1 μm .

62-64

46

79. The semiconductor memory device according to claim 24 wherein each distance between the first and second impurity regions and between the first and third impurity regions is not larger than 1 μm .

73-75

67

80. The semiconductor memory device according to claim 25 wherein each distance between the first and second impurity regions and between the first and third impurity regions is not larger than 1 μm .

87-84

77

81. The semiconductor memory device according to claim 26 wherein each distance between the first and second impurity regions and between the first and third impurity regions is not larger than 1 μm .

106-110

100

82. The semiconductor memory device according to claim 30 wherein each distance between the first and second impurity regions and between the first and third impurity regions is not larger than 1 μm .

37

U

~~53~~ 51
83. The semiconductor memory device according to claim ~~22~~ wherein a distance between the first and second impurity regions is not larger than $1\text{ }\mu\text{m}$.

~~89~~ 96
84. The semiconductor memory device according to claim ~~28~~ wherein a distance between the first and second impurity regions is not larger than $1\text{ }\mu\text{m}$.

~~18~~ 11
85. The semiconductor memory device according to claim ~~17~~ wherein each distance between the first and second impurity regions and between the first and third impurity regions is not larger than $0.5\text{ }\mu\text{m}$.

~~30~~ 29
86. The semiconductor memory device according to claim ~~18~~ wherein each distance between the first and second impurity regions and between the first and third impurity regions is not larger than $0.5\text{ }\mu\text{m}$.

C
~~42~~ 40
87. The semiconductor memory device according to claim ~~20~~ wherein each distance between the first and second impurity regions and between the first and third impurity regions is not larger than $0.5\text{ }\mu\text{m}$.

~~65~~ 63
88. The semiconductor memory device according to claim ~~24~~ wherein each distance between the first and second impurity regions and between the first and third impurity regions is not larger than $0.3\text{ }\mu\text{m}$.

~~76~~ 74
89. The semiconductor memory device according to claim ~~25~~ wherein each distance between the first and second impurity regions and between the first and third impurity regions is not larger than $0.3\text{ }\mu\text{m}$.

~~88~~ 85
90. The semiconductor memory device according to claim ~~26~~ wherein each distance between the first and second impurity regions and between the first and third impurity regions is not larger than $0.3\text{ }\mu\text{m}$.

38

C

~~114~~ 107

91. The semiconductor memory device according to claim ~~30~~ wherein each distance between the first and second impurity regions and between the first and third impurity regions is not larger than 0.3 μm .

~~54~~ 52

92. The semiconductor memory device according to claim ~~22~~ wherein distance between the first and second impurity regions is not larger than 0.3 μm .

~~100~~ 97

93. The semiconductor memory device according to claim ~~28~~ wherein a distance between the first and second impurity regions is not larger than 0.3 μm .

19.

94. The semiconductor memory device according to claim ~~11~~ wherein each distance between the first and second impurity regions and between the first and third impurity regions is 0.1 to 0.3 μm .

~~31~~ 30

95. The semiconductor memory device according to claim ~~18~~ wherein each distance between the first and second impurity regions and between the first and third impurity regions is 0.1 to 0.3 μm .

~~43~~ 41

96. The semiconductor memory device according to claim ~~20~~ wherein each distance between the first and second impurity regions and between the first and third impurity regions is 0.1 to 0.3 μm .

~~66~~ 64

97. The semiconductor memory device according to claim ~~24~~ wherein each distance between the first and second impurity regions and between the first and third impurity regions is 0.1 to 0.3 μm .

~~77~~ 75

98. The semiconductor memory device according to claim ~~26~~ wherein each distance between the first and second impurity regions and between the first and third impurity regions is 0.1 to 0.3 μm .

89. 86

99. The semiconductor memory device according to claim 76 wherein each distance between the first and second impurity regions and between the first and third impurity regions is 0.1 to 0.3 μm .

112. 108

100. The semiconductor memory device according to claim 30 wherein each distance between the first and second impurity regions and between the first and third impurity regions is 0.1 to 0.3 μm .

55. 53

101. The semiconductor memory device according to claim 22 wherein each distance between the first and second impurity regions and between the first and third impurity regions is 0.1 to 0.3 μm .

101. 98

102. The semiconductor memory device according to claim 28 wherein each distance between the first and second impurity regions and between the first and third impurity regions is 0.1 to 0.3 μm .

20.

103. The semiconductor memory device according to claim 17 wherein a side edge of said first floating gate is aligned with a side edge of said first control gate, and a side edge of the second floating gate is aligned with a side edge of the second control gate.

32. 31

104. The semiconductor memory device according to claim 18 wherein a side edge of said first floating gate is aligned with a side edge of said first control gate, and a side edge of the second floating gate is aligned with a side edge of the second control gate.

44. 42

105. The semiconductor memory device according to claim 20 wherein a side edge of said first floating gate is aligned with a side edge of said first control gate, and a side edge of the second floating gate is aligned with a side edge of the second control gate.

57. 55

106. The semiconductor memory device according to claim 24 wherein a side edge of said first floating gate is aligned with a side edge of said first control gate, and a side edge of the second floating gate is aligned with a side edge of the second control gate.

78. 76

107. The semiconductor memory device according to claim 26 wherein a side edge of said first floating gate is aligned with a side edge of said first control gate, and a side edge of the second floating gate is aligned with a side edge of the second control gate.

98. 87

108. The semiconductor memory device according to claim 26 wherein a side edge of said first floating gate is aligned with a side edge of said first control gate, and a side edge of the second floating gate is aligned with a side edge of the second control gate.

80 77

113. 109

109. The semiconductor memory device according to claim 30 wherein a side edge of said first floating gate is aligned with a side edge of said first control gate, and a side edge of the second floating gate is aligned with a side edge of the second control gate.

104 100

58. 54

110. The semiconductor memory device according to claim 22 wherein a side edge of said floating gate is aligned with a side edge of said control gate.

46 44

102. 99

111. The semiconductor memory device according to claim 28 wherein a side edge of said floating gate is aligned with a side edge of said control gate.

92 89

115.

112. A semiconductor memory device comprising:
a first memory comprising:
a first floating gate formed over a semiconductor substrate;
a first control gate formed over and insulated from said first floating gate,
a first impurity region and a second impurity region formed within said semiconductor substrate, wherein said first impurity region is deeper than said second impurity region;

a second memory comprising:

a second floating gate formed over said semiconductor substrate;
a second control gate formed over and insulated from said second floating gate,
a third impurity region and a fourth impurity region formed within said semiconductor substrate, wherein said third impurity region is deeper than said fourth impurity region;

Sub
E5

wherein said first and third impurity regions are formed in a common impurity region of the semiconductor substrate.

126. 121

113. A semiconductor memory device comprising:
a first memory comprising:

a first floating gate formed over a semiconductor substrate;

a first control gate formed over and insulated from said first floating gate,

a first impurity region and a second impurity region formed within said semiconductor substrate, wherein said first impurity region is deeper than said second impurity region; and

a second memory comprising:

a second floating gate formed over said semiconductor substrate;

a second control gate formed over and insulated from said second floating gate,

a third impurity region and a fourth impurity region formed within said semiconductor substrate, wherein said third impurity region is deeper than said fourth impurity region, wherein said first and third impurity regions are formed in a common impurity region of the semiconductor substrate; and

a pair of wirings formed on and in electrical contact with said second and fourth impurity regions, respectively.

127. 122

114. The semiconductor memory device according to claim 113 wherein each of said wirings is a bit line.

126. 121

128. 133

115. A semiconductor memory device comprising:
a first memory comprising:

a first floating gate formed over a semiconductor substrate;

a first control gate formed over and insulated from said first floating gate;

a first impurity region and a second impurity region formed within said semiconductor substrate, wherein said first impurity region is deeper than said second impurity region;

a second memory comprising:

42

✓

a second floating gate formed over said semiconductor substrate;
a second control gate formed over and insulated from said second floating gate,

a third impurity region and a fourth impurity region formed within said semiconductor substrate, wherein said third impurity region is deeper than said fourth impurity region, wherein said first and third impurity regions are formed in a common impurity region of the semiconductor substrate;

an interlayer insulating film formed over said semiconductor substrate, said first and second floating gates and said first and second control gates; and

a pair of wirings formed on said interlayer insulating film and electrically connected to said second and fourth impurity regions, respectively, through holes of said insulating film.

21.
116. The semiconductor memory device according to claim 17 wherein the depth of the second and third impurity regions is not larger than $0.1 \mu\text{m}$.

33.
117. The semiconductor memory device according to claim 18 wherein the depth of the second and third impurity regions is not larger than $0.1 \mu\text{m}$.

45, 43
118. The semiconductor memory device according to claim 20 wherein the depth of the second and third impurity regions is not larger than $0.1 \mu\text{m}$.

57, 55
119. The semiconductor memory device according to claim 22 wherein the depth of the second impurity region is not larger than $0.1 \mu\text{m}$.

68, 66
120. The semiconductor memory device according to claim 24 wherein the depth of the second and third impurity regions is not larger than $0.1 \mu\text{m}$.

79.
121. The semiconductor memory device according to claim 25 wherein the depth of the second and third impurity regions is not larger than $0.1 \mu\text{m}$.

91.88

- 19 -

Docket: 0756-1930

122. The semiconductor memory device according to claim 26 wherein the depth of the second and third impurity regions is not larger than $0.1 \mu\text{m}$.

103

123. The semiconductor memory device according to claim 26 wherein the depth of the second impurity region is not larger than $0.1 \mu\text{m}$.

114.110

124. The semiconductor memory device according to claim 30 wherein the depth of the second and third impurity regions is not larger than $0.1 \mu\text{m}$.

106

125. The semiconductor memory device according to claim 112 wherein the depth of the second and fourth impurity regions is not larger than $0.1 \mu\text{m}$.

118.123

126. The semiconductor memory device according to claim 113 wherein the depth of the second and fourth impurity regions is not larger than $0.1 \mu\text{m}$.

129.134

127. The semiconductor memory device according to claim 115 wherein the depth of the second and fourth impurity regions is not larger than $0.1 \mu\text{m}$.

117.112

128. The semiconductor memory device according to claim 112 wherein said device is an EPROM device.

129.124

129. The semiconductor memory device according to claim 113 wherein said device is an EPROM device.

140.135

130. The semiconductor memory device according to claim 115 wherein said device is an EPROM device.

118.113

131. The semiconductor memory device according to claim 112 wherein said device is an EEPROM device.

130.125

132. The semiconductor memory device according to claim 113 wherein said device is an EEPROM device.

44

~~141~~ 136 133/38
133. The semiconductor memory device according to claim ~~141~~ 133 wherein said device is an EEPROM device.

~~141~~ 114 ~~145~~ 111
134. The semiconductor memory device according to claim ~~141~~ 114 wherein said device is a flash memory device.

~~134~~ 126 121/26
135. The semiconductor memory device according to claim ~~134~~ 126 wherein said device is a flash memory device.

~~142~~ ~~126~~ 137 ~~145~~ 138 133
136. The semiconductor memory device according to claim ~~142~~ 137 wherein said device is a flash memory device.

~~142~~ 115 111 ~~145~~
137. The semiconductor memory device according to claim ~~142~~ 115 wherein each of said first and second floating gates comprises phosphorus doped polysilicon.

C 1 ~~137~~ 127 121/26
138. The semiconductor memory device according to claim ~~137~~ 127 wherein each of said first and second floating gates comprises phosphorus doped polysilicon.

~~143~~ 138 133/38
139. The semiconductor memory device according to claim ~~143~~ 138 wherein each of said first and second floating gates comprises phosphorus doped polysilicon.

~~134~~ 116 ~~145~~ 111
140. The semiconductor memory device according to claim ~~134~~ 116 further comprising an insulating layer formed on upper and side surfaces of the first and second floating gates and the first and second control gates wherein said insulating layer is formed by oxidizing the upper and side surfaces of the first and second floating gates and the first and second control gates.

~~133~~ 128 ~~126~~ 121
141. The semiconductor memory device according to claim ~~133~~ 128 further comprising an insulating layer formed on upper and side surfaces of the first and second floating gates and the first and second control gates wherein said insulating layer is formed by oxidizing the upper and side surfaces of the first and second floating gates and the first and second control gates.

45

✓
144.
142. The semiconductor memory device according to claim 115 further comprising an insulating layer formed on upper and side surfaces of the first and second floating gates and the first and second control gates wherein said insulating layer is formed by oxidizing the upper and side surfaces of the first and second floating gates and the first and second control gates.

143. The semiconductor memory device according to claim 112 wherein each distance between the first and second impurity regions and between the third and fourth impurity regions is not larger than 1 μm .

144. The semiconductor memory device according to claim 113 wherein each distance between the first and second impurity regions and between the third and fourth impurity regions is not larger than 1 μm .

C1
145. The semiconductor memory device according to claim 115 wherein each distance between the first and second impurity regions and between the third and fourth impurity regions is not larger than 1 μm .

146. The semiconductor memory device according to claim 112 wherein each distance between the first and second impurity regions and between the third and fourth impurity regions is not larger than 0.5 μm .

147. The semiconductor memory device according to claim 113 wherein each distance between the first and second impurity regions and between the third and fourth impurity regions is not larger than 0.5 μm .

148. The semiconductor memory device according to claim 115 wherein each distance between the first and second impurity regions and between the third and fourth impurity regions is not larger than 0.5 μm .